

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

ABBUIGATIONING	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	尸
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNET DOCKET NO.	CONFIRMATION NO.	
10/079,057	02/19/2002	Eric R. Garlepp	SILA:107	5951	
O'KEEFE, EGAN & PETERMAN, L.L.P. Building C, Suite 200 1101 Capital of Texas Highway South Austin, TX 78746			EXAMINER PHU, SANH D		
			ART UNIT	PAPER NUMBER	一 .
			2682		78
			DATE MAILED: 09/03/2004		1º

Please find below and/or attached an Office communication concerning this application or proceeding.

		_					
	Application No.	Applicant(s)					
Office Action Comment	10/079,057	GARLEPP ET AL.					
Office Action Summary	Examiner	Art Unit					
	Sanh D Phu	2682					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply sepecified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1)⊠ Responsive to communication(s) filed on 19 Fo	ebruary 2002.						
	action is non-final.						
3) Since this application is in condition for allowar) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-74 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-74 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s)							
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 6,8,9. 	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:						

Application/Control Number: 10/079,057 Page 2

Art Unit: 2682

DETAILED ACTION

Information Disclosure Statement

1. The IDS filed 12/2/2002 and 9/2/03 have been considered and recorded in the file.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35
 U.S.C. 102 that form the basis for the rejections under this section made in this
 Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 3, 35-37 and 63-65 are rejected under 35 U.S.C. 102(b) as being anticipated by Tsumura (5,883,553).

As per claims 1, 35, 36, 37, 63, 64, see figures 3 and 7, and col. 3, line 58 to col. 5, line 12, col. 6, line 19 to col. 10, line 5, Tsumura discloses a method and associated system (figure 7) comprising:

Art Unit: 2682

a filter circuitry (21, 22) with an output (outputted from element (21) or (22)) (see figure 3), having an output impedance, the filter filtering signals outside a signal band of interest; and

Page 3

an impedance matching network (31, 32) (see figure 3), with an input coupled to the output of the filter circuitry, the impedance matching network further having an output (106) (see figure 3) coupled to a signal processing circuitry (52) having an input impedance, wherein the impedance matching network matches the input impedance of the signal processing circuitry to the output of the filter circuitry (see col. 9, line 18 to col. 10, line 4).

As per claims 3, 65, Tsumura discloses that the filter circuitry receives an rf input signal (see figure 7).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2682

5. Claims 4, 5, 66 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsumura in view of Broderick (5,170,500).

Page 4

As per claims 4, 5 and 66, Tsumura does not disclose whether the signal processing circuitry comprises an amplifier.

Tsumura discloses that the signal processing circuitry performs a frequency conversion. However, he does not disclose how the frequency conversion is implemented.

Broderick a frequency conversion (31, 32, 33) comprising an amplifier (31) at its receive front end receiving its input signal (see figure 2, and col. 4, line 38-58).

Therefore, for an application, it would have been obvious for one skilled in the art, when building Tsumura invention, to implement the signal processing circuitry to perform a frequency conversion comprising an amplifier, as taught by Broderick, since Tsumura does not teach how its required frequency conversion is implemented in-detail.

Art Unit: 2682

6. Claims 6-31, 67-70, 72-74 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsumura in view of Broderick, and further in view of Keane et al (5,195,045).

Page 5

As per claims 6, 11, 14, 18, 21, 26, 29, 67, 68, 69, 70, 72, 73, Tsumura, in view of Broderick, does not disclose the impedance matching network comprising a L-network, π - network, T-network, or a plurality of L-networks, π - networks or T-networks.

Tsumura, in view of Broderick, does not disclose how the impedance network is implemented.

Implementing an impedance network as a L-network/ π - network/T-network is well-known in the art. For instance, Broderick teaches that an impedance matching network can be implemented as a L-network/ π -network/T-network (see col. 1, lines 55-58).

Therefore, for an application, it would have been obvious for one skilled in the art, when building Tsumura invention, in view of Broderick, to implement impedance matching network (31, 32) with a L-network/ π - network/ π - network for element (31), as taught by Keane et al., and another L-network/ π -

Art Unit: 2682

network/T-network for element (32), as taught by Keane et al, to maximize the output power transfer from the filter circuitry to the signal processing circuitry since Tsumura, in view of Broderick, does not disclose how the impedance network is implemented in detail.

As per claims 7, 8, 12, 13, 15, 16, 19, 20, 22, 23, 27, 28, 30, 31, Tsumura discloses that the signal processing circuitry comprises an output (303) (see figure 7).

As per claims 9, 10, 17, 24, 25, Tsumura, in view of Broderick and Keane et al, teaches that the impedance network comprises inductors and capacitors (see Keane et al, see col. 1, lines 55-58).

Claim 74 is is rejected with similar reasons set forth for claim 42.

7. Claims 32-34, 71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsumura in view of Broderick, and further in view of Kodulkula (6,177, 872).

As per claim 32, 71, Tsumura, in view of Broderick, does not disclose the impedance matching network comprising a transmission line.

Art Unit: 2682

Tsumura, in view of Broderick, does not disclose how the impedance network is implemented.

Implementing an impedance network as a transmission line network is well-known in the art. For instance, Kodulkula teaches that an impedance matching network can be implemented as a transmission line network (102) (see figure 1, and col. 3, line 54 to col. 4, line 35).

Therefore, for an application, it would have been obvious for one skilled in the art, when building Tsumura invention, in view of Broderick, to implement impedance matching network (31, 32) with a transmission line network for element (31), as taught by Kodulkula, and another transmission line network for element (32), as taught by Kodulkula, to maximize the output power transfer from the filter circuitry to the signal processing circuitry since

Tsumura, in view of Broderick, does not disclose how the impedance network is implemented in detail.

Claims 33 and 34 are rejected with similar reasons set forth for claims 7, 8, 12, 13, 15, 16, 19, 20, 22, 23, 27, 28, 30, 31.

Page 7

Page 8

Application/Control Number: 10/079,057

Art Unit: 2682

8. Claims 38, 43, 48, 53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsumura in view of Keane et al.

Claim 38 is rejected with similar reasons set forth for claims 6 and 11.

Claim 43 is rejected with similar reasons set forth for claims 14 and 18.

Claim 48 is rejected with similar reasons set forth for claims 21 and 26.

Claim 53 is rejected with similar reasons set forth for claim 29.

9. Claim 58 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tsumura, in view of Kodulkula.

Claim 58 is rejected with similar reasons set forth for claim 32.

10. Claims 39-42, 44-47, 49-52, 54-57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsumura, in view of Keane et al, and further in view of Broderick.

Claims 39-41 are rejected with similar reasons set forth for claims 6 and 11.

As per claim 42, in Tsumura, in view of Keane et al and Broderick, an second integrated circuit(s) following the frequency conversion section (52) (see Tsumura, figure 7) is inherently included for receiving the output signal

Art Unit: 2682

outputted from port (303) for further processing. Tsumura, in view of Broderick and Keane et al does not disclose that frequency conversion section (52) outputs a digital output signal at port (303). However, implementing circuitry as a digital circuit, analog circuit or a combination of them is well-known in the art, and the examiner takes Official Notice. Therefore, it would have been obvious for one skilled in the art, within his skills and based on his design preference, to implement frequency conversion section such that the element (32) (see Broderick, figure 2) as a digital circuit for outputting the output signal at port (303) as a digital signal.

Claims 44-46 are rejected with similar reasons set forth for claims 14 and 18.

Claim 47 is rejected with similar reasons set forth for claim 42.

Claims 49-51 are rejected with similar reasons set forth for claims 21 and 26.

Claim 52 is rejected with similar reasons set forth for claim 42.

Claims 54-56 are rejected with similar reasons set forth for claim 29.

Claim 57 is rejected with similar reasons set forth for claim 42.

Art Unit: 2682

Page 10

11. Claims 59-62 are rejected under 35 U.S.C. 103(a) as being unpatentable

over Tsumura, in view of Kodulkula, and further in view of Broderick.

Claim 59-61 are rejected with similar reasons set forth for claim 32.

Claim 62 is rejected with similar reasons set forth for claim 42.

Conclusion

12. Any inquiry concerning this communication or earlier communications

from the examiner should be directed to Sanh D Phu whose telephone number

is (703) 305-8635. The examiner can normally be reached on 8:00-16:30.

The fax phone number for the organization where this application or

proceeding is assigned is (703) 746-9817.

Any inquiry of a general nature or relating to the status of this application

or proceeding should be directed to the receptionist whose telephone number

is 703-305-8635.

Sanh D. Phu

Examiner

Art Unit 2682

LEE NGUYEN
PRIMARY EXAMINER

SP

Art Unit: 2682

Page 11